Temperature dependence of threshold voltage fluctuation is evaluated using the Device Matrix Array-TEG. No remarkable threshold voltage fluctuation increase at high temperature is observed. It is also revealed that Takeuchi plot, which is developed for normalization of threshold voltage fluctuation, has applicability at high temperature.
Introduction
Since minimum feature size of MOSFETs is 45 nm or much smaller, MOSFETs' characteristic fluctuation has become barrier to shrink an LSI. As an LSI chip must operate at the wide temperature range, it is important to realize the dependence of threshold voltage fluctuation (σV th ) on operation temperature. In this paper, σV th is evaluated both at room (303K) and high temperature (393K) with Takeuchi plot, which is new σV th normalization method proposed in our previous work [1] .
Experimental methods
σV th is measured with the DMA (Device Matrix Array)-TEG and the high speed measurement system [2] . High speed V th measurement can be achieved by selecting the device in the DMA-TEG rapidly with its decoders. The devices are fabricated with the conventional 65nm process flow as shown in Fig.1. 
Results and Discussion

Measurement Results
Fig .2 shows the Id-Vg characteristics measured at room (303K) and high (393K) temperature. At high temperature, the V th lowers and the I on decreases. In this paper, random component of σV th [3] is focused. It is extracted by calculating V th difference between nearest neighbor transistors (ΔV th ) in the DMA-TEG. The cumulative frequency plots of ΔV th evaluated at room and high temperature are shown in Fig.3 . From room to high temperature, σV th slightly decrease both in NMOS (from 40.8mV to 39.5mV) and PMOS (from 25.9mV to 24.6mV).
σV th Analysis Using Takeuchi Plot
The example of Pelgrom plot [4] , which is conventional way of σV th evaluation, is shown in Fig.4 [1] . Here, V 0 is defined as eq. (1).
In eq. (1) Table I .
To examine the applicability of Takeuchi plot at high temperature, temperature dependence of V 0 is estimated as shown in Fig.7 . With this V 0 , Takeuchi plot is built as shown in Fig.8 . B VT at high temperature is close to B VT at room temperature as shown in Table II . Therefore, Takeuchi plot is the effective method of σV th normalization even at high temperature.
Discussion
From our previous works [1] [5], RDF (Random Dopant Fluctuation) is dominant in σV th mechanisms. In case σV th is dominated by RDF, σV th is expressed as eq. (2) 
Here, N, α and β are constants. E g (0) is energy gap at 0K. As temperature rises, W dep decreases as shown in Fig.9 . Therefore, σV th decreases in conjunction with W dep at high temperature. In Takeuchi plot, alternation of W dep is compensated by V th and V 0 . This is thought to be the reason why temperature dependence of B VT is small.
Conclusions
Temperature dependence of σV th is evaluated. No remarkable σV th increase at high temperature is observed. Since Takeuchi plot has applicability at high temperature, this method is suitable for σV th evaluation.
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